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Abstract
Spiking neural networks (SNNs) employing memristive synapses are capable of life-long online
learning. Because of their ability to process and classify large amounts of data in real-time using
compact and low-power electronic systems, they promise a substantial technology breakthrough.
However, the critical issue that memristor-based SNNs have to face is the fundamental limitation
in their memory capacity due to ﬁnite resolution of the synaptic elements, which leads to the
replacement of old memories with new ones and to a ﬁnite memory lifetime. In this study we
demonstrate that the nonlinear conductance dynamics of memristive devices can be exploited to
improve the memory lifetime of a network. The network is simulated on the basis of a spiking
neuron model of mixed-signal digital-analogue sub-threshold neuromorphic CMOS circuits, and
on memristive synapse models derived from the experimental nonlinear conductance dynamics
of resistive memory devices when stimulated by trains of identical pulses. The network learning
circuits implement a spike-based plasticity rule compatible with both spike-timing and rate-based
learning rules. In order to get an insight on the memory lifetime of the network, we analyse the
learning dynamics in the context of a classical benchmark of neural network learning, that is
hand-written digit classiﬁcation. In the proposed architecture, the memory lifetime and the
performance of the network are improved for memristive synapses with nonlinear dynamics with
respect to linear synapses with similar resolution. These results demonstrate the importance of
following holistic approaches that combine the study of theoretical learning models with the
development of neuromorphic CMOS SNNs with memristive devices used to implement life-
long on-chip learning.
Supplementary material for this article is available online
Keywords: RRAM, memristor, neuromorphic, spiking neural network, memory lifetime,
ReRAM, HfO2
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Introduction
Spiking neural networks (SNNs) that implement brain-
inspired neural processing models can be endowed with life-
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long online learning features [1]. Hardware implementations
of these networks can lead to the construction of efﬁcient
neuromorphic computing systems able to extract useful
information from large amount of unstructured data in real-
time [2]. These architectures represent a radical departure
from the standard machine learning and information proces-
sing systems based on the von Neumann architecture [2, 3].
Indeed, the physical separation of storage and processing
units typical of von Neumann scheme and their synchronous
mode of operation are being questioned, in view of energy-
efﬁcient massively parallel brain-inspired in-memory com-
puting operations. In the last decades, signiﬁcant efforts have
been devoted to design and produce computing systems based
on standard very large scale integrated (VLSI) silicon tech-
nology that partially surpass von Neumann architectural
limits [4–6]. The remaining hurdle of such innovative systems
lies in the inefﬁciency of employing conventional memory
elements as synapse units. Indeed, on the one hand, they
cannot fulﬁl the technical requirements as nanometre size
scaling, non-volatility, parallel programming and low voltage/
power operation simultaneously. On the other hand, which is
even more fundamental, the ﬁnite resolution of a generic
hardware synaptic element still remains the critical issue that
limits the memory capacity of SNNs [1, 7]. As a consequence,
a ﬁnite lifetime exists for memories that are continuously
replaced (forgotten) by new ones [8], thus deteriorating the
learning and the overall performance of an SNN. Emerging
resistive random access memories, classiﬁed into the category
of memristive devices, i.e. two-terminal devices that undergo
resistance change upon voltage stimulation, are expected to
comply with all the aforementioned technical requirements for
SNNs. On the contrary, the fundamental limitation of the
memory lifetime in SNNs employing memristive devices has
never been investigated, despite it can provide clues for the
optimisation of SNNs as a whole.
In this study, we aim at ﬁlling this gap by investigating
the role of the synaptic conductance dynamics on the memory
lifetime of an SNN. An SNN constituted by memristive
devices characterised by nonlinear conductance evolution that
slowly approaches the boundary values is benchmarked to the
same network architecture constituted by theoretical linear
synapses with hard conductance boundaries. The model for
the memristive synapses well reproduces the experimentally
observed conductance evolution of HfO2-based devices as a
function of trains of identical pulses [9]. The constitutive
equations for the neuronal units are derived from a fabricated
asynchronous mixed digital-analogue sub-threshold neuro-
morphic CMOS processor [6]. Therefore, the synergy of
hardware realisations of neuronal and synaptic elements is
investigated and optimised in a holistic approach, as an
additional novelty point with respect to pioneering works in
which SNNs are simulated [10–20] or implemented in micro-
controllers or ﬁeld programmable gate arrays [21–23].
Indeed, the compatibility of such theoretical SNN with very
large scale integration is not straightforward. The learning
mechanism of the system relies on the update of speciﬁc
synaptic weights and depends on two factors: The timing of
the spikes generated by the pre- and post-neurons that the
synapse connects, as in the case of spike timing-dependent
plasticity (STDP) [24], and the occurrence rate of pre- and
post-neuronal spikes [25–27]. These elements contribute to
realise a spike timing and rate-dependent plasticity (STR-DP)
learning rule. The vast majority of the investigations on
STDP-based SNNs employing emerging memristive devices
bases their timing evaluation on nearest-neighbour paired
spikes [14, 15, 18, 20, 28]. Only few recent works propose
implementations for rate-based computing [29, 30]. In gen-
eral, most of the studies on memristor-based SNNs seldom
considers other spike pairing schemes (triplets or all-to-all) or
any kind of rate dependence despite these features are
acknowledged both as a fundamental contribution in human
brain cognition [31] and as a valuable tool for neuro-inspired
computation, since they improve the sensitivity to spatio-
temporal correlations [32–34].
From the simulations, we ﬁnd that memristor soft-bound
dynamics results in improved SNN memory lifetime and
capacity and slower learning speed, thus ensuring slower
forgetting and higher and more robust recognition rate in
comparison to linear synapses with similar resolution. The
ﬁndings mark a difference between requirements for synapses
to be used in SNNs with online life-long feed-forward
learning, as in the present study, and those to be employed in
accelerators for deep learning, which need perfectly linear
updates [35–37]. Furthermore, the results are in agreement
with computational neuroscience mean-ﬁeld simulations [1]
and open the way for a joint optimisation of CMOS neurons
and memristor dynamical features towards life-long online
learning systems based on SNNs.
Methods
Memristive devices are two terminals metal/oxide/metal
structures that undergo a voltage-controlled conductance
change [9]. In this study, we use TiN/HfO2/Ti/TiN struc-
tures, whose operation relies on formation and dissolution of
conductive ﬁlaments [17, 38–41] which short and disconnect
the metal ends, respectively [42]. The device fabrication
comprises sputtering deposition of the metal electrodes, atomic
layer deposition of the oxide layer and patterning by photo-
lithography and lift-off, as speciﬁed elsewhere [38, 39, 43–45].
Devices are tested in a standard probe station equipped
with Keysight B1500A instrument. Pulses are sent through a
B1525A semiconductor pulse generator unit and current is
read through a B1511B source measuring unit, both interfaced
with the device through a custom board [17]. Voltage is
applied to the Ti/TiN top electrode and the bottom TiN
contact is kept at ground voltage. Devices show resistance
switching phenomenon after an electroforming process in
which a current ramp is forced to ﬂow through the device until
the resistance drops to a low value [40, 41]. After the forming
process, the resistance can be increased (in the following
referred to as long term depression, LTD, of the conductance)
and decreased (in the following referred to as long term
potentiation, LTP, of the conductance) with negative and
positive voltages, respectively. To characterise their dynamics,
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the devices are stimulated by trains of identical pulses and
their resistance is read after each pulse at 100 mV. Pulses are
10 μs-long with rise and fall times of 40 ns. The pulse voltage
is 0.5 V for LTD and −0.45 V for LTP. The switching has
been veriﬁed on 10 different devices for 10–150 LTD/LTP
cycles. The pulsed operation can be carried out without any
external element limiting the current [40, 46].
We simulate an SNN trained to recognised the hand-
written digits of the MNIST data-set [47]. Constitutive
equations for synapses and neurons are derived from exper-
imental data and from a fabricated asynchronous mixed
digital-analogue and sub-threshold neuromorphic CMOS
processor that comprises leaky integrate and ﬁre (LIF) neu-
rons with plasticity circuits implementing STR-DP [6]. The
neuron contains also a differential pair integrator module
(DPI) [48] that is a current-mode log-domain integrator
operated in sub-threshold regime. The DPI implements a low-
pass ﬁlter whose time constant is in the order of tens of ms
and it shapes the pre-synaptic signal into an exponential
current resembling the excitatory and inhibitory post-synaptic
currents present in biological systems. The SNN is simulated
through a Brian2 code [49, 50].
Results
State-dependent synaptic weight update
Long term storage of events stimulating an SNN is limited by
hardware synapses that can only store a ﬁnite number of
communication efﬁcacy values or weights between neurons
(w, normalised between [0, 1] in this paper). When the storage
capacity is saturated, every new experience results in erasure
of an old one, thus limiting the lifetime of the memories stored
in the network. Fusi and Abbott [1] demonstrated that both the
number of available weight values and dynamics of the weight
update affect the memory lifetime. In particular, they proposed
a weight-dependent update rule with soft boundary limits that
results in improved SNN memory lifetime. The synaptic
weight update, δwpulse, produced by a single LTP or LTD



















These equations imply that the end values are strictly reached
only after an inﬁnite number of LTP (LTD) pulses. Therefore,
the number of levels accessible by the synapses cannot be
easily deﬁned. However, the parameters P D,a{ } can be con-
sidered to be inversely proportional to the number of levels
[1]. The parameters P D,g{ } affect the speed of approaching the
asymptotic boundary values.
Figure 1 demonstrates the analogy between the con-
ductance dynamics of TiN/HfO2/Ti/TiN memristors and the
soft-bound law deﬁned by equation (1). The device con-
ductance, G, can be increased (ﬁgure 1(a)) and decreased
(ﬁgure 1(b)) in an analogue and nonlinear fashion by trains of
identical 10 μs-pulses with opposite polarities during LTP and
LTD, respectively. The symbols in ﬁgures 1(a) and (b) show
the average device dynamics and the grey areas indicate the
1σ dispersion in experimental data over 50 measurements as a
function of the number of delivered pulses. The conductance
evolution follows a fast or a slow variation when departing or
approaching the boundary conductance values, in agreement
with other observations [41, 51–53]. The rate of departure and
approach can be tuned to some extent by changing pulse
voltage and time-width [9, 15, 40, 41]. In this paper, we
choose the pulse parameters that minimise the conductance
change per pulse (i.e. minimise P D,a{ }) and simultaneously
preserve data reproducibility. Fitting equation (1) to the
observed average memristor dynamics returns values of
αP=0.0064, αD=0.0053, γP=3.2 and γD=3.4.
The maximum and minimum conductance values are
reached at saturation as for a soft-bound model. The nonlinear
dynamics implies a weight update (δwpulse) that depends on
the instantaneous value of the weight and nulliﬁes when
boundary values are approached, i.e. when w 1 for LTP
and w 0 for LTD, as shown by ﬁgure 1(c) and as modelled
by equation (1). It is worth specifying that, in the following,
the weight will be considered to be the normalised version of
the conductance between 0 and 1. The dashed lines in
ﬁgures 1(a) and (b) correspond to the ﬁtting lines of the
average of the experimental curves, thus experimentally
attesting the soft-bound behaviour ﬁrst introduced by Fusi
and Abbott [1]. The signiﬁcant variability in the conductance
dynamics visible in ﬁgures 1(a) and (b) is expected for ﬁla-
mentary devices [11, 54–56]. The memristive device simu-
lation takes variability into account through an additive
Gaussian stochastic term for each LTP and LTD pulse.
Figure 1(d) compares 10 experimental and simulated LTP–
LTD operations (small ﬁlled symbols and empty symbols,
respectively). Simulations are performed according to
equation (1) and include the additive Gaussian term with
amplitude adapted to reproduce the experimental variation
(refer to section 1 of the supplementary material available
online at stacks.iop.org/NANO/30/015102/mmedia for the
simulation parameters). The white line in ﬁgure 1(d) corre-
sponds to the average of the simulated data.
As noticed above, the estimation of the effective number
of levels covered by the memristive device is given by
1 150 200P D,a » -{ } . However, it is worth specifying that,
strictly speaking, the device does not implement a multilevel
operation, because of the large variability shown also in
ﬁgures 1(a) and (b). In any case, also in agreement with Fusi
and Abbott [1], in the following, we will use the quantity
1 P D,a{ } as a measure of the effective device resolution and,
for brevity, we will refer to it as number of levels and reso-
lution of the memristive device.
Timing- and rate-dependent architecture
In the network, LIF neurons are simulated, according to
equations derived from the circuit implementations [6]. Each
neuron is characterised by two internal state variables, ICa and
Imem, as represented in ﬁgure 2(a). Let us consider input (INs)
and output neurons (ONs) connected by a matrix of trainable
synapses. The internal variables of the ONs control the
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programming of the synaptic matrix. For the sake of brevity,
we deﬁne the neuron of ﬁgure 2(a) as an ON. An ON collects
the spikes ﬁred by N INs and weighted by N synapses. The
ON integrates in time (with some leak) the input current, I,
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where λ is the leak term. Every time Imem becomes larger than
the threshold θﬁre, the ON ﬁres output spikes, whose rate is
monitored by the second internal variable, the calcium cur-
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where Ct is the calcium time constant and t tid -( ) is a spike
occurring at time ti at the output terminal of the ON, which
increases ICa by JC. The neuron can settle into potentiation
(ΣP), depression (ΣD) or neutral (Σneutral) states depending on
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where θmem<θﬁre is a threshold parameter; LTP LTD high, ,q{ } and
LTP LTD low, ,q{ } are the low and high boundaries deﬁning the
intervals for speciﬁc ΣP and ΣD neuron states. Representative
evolution of the neuron activity over time can be found in
section 2 of the supplementary material.
The neuron state ( P D neutral, ,S{ }) is coded by two digital
signals, UP and DN, according to the truth table in ﬁgure 2(a).
When a spike arrives at the ON input, the current state of the
ON is used to generate UP and DN signals that control the
ON input terminal voltage leading to one of three outcomes—
the synapse is only read, is read and potentiated or is read and
depressed, depending on whether the neuron is in Σneutral, ΣP
or ΣD states, respectively. Indeed, the asynchronous circuitry
described in ﬁgure 2(b) is driven by UP and DN values to
generate the signals Read, LTP and LTD and their inverse,
Read , LTP, LTD, that control the voltage drop across the
memristive device using the circuitry composed of transistors
S1–S6. The 6 transistor—1 memristor (6T-1 memristor) block
is the elemental synaptic unit that is organised in a pseudo-
cross-bar macro-structure, as shown in ﬁgure 2(c), which can
perform a vector-matrix multiplication in a single step. With
reference to the block scheme in ﬁgure 2(b), synapses in the
pseudo-cross-bar are selected when both row and column
signals, sx and sy, are high. The Read signal is extended for
the required duration by the Pulse extender 1. The Read
signal and its inverse turn on transistors S1 and S2 and allow
Figure 1. Representative conductance evolution as a function of the number of pulses from 1 to 2000 pulses for LTP (a) and LTD (b):
symbols correspond to the average of 50 experimental curves; dashed lines are the ﬁtting curves. Grey shaded regions correspond to 1σ
variability. (c) Conductance change driven by one pulse as a function of the initial resistance for both LTP and LTD, in red and blue
respectively. (d) Comparison of ten weight evolutions as obtained from measurements and simulations including pulse-to-pulse variability for
LTP (from pulse 1 to 2000) and LTD (from pulse 2000 to 4000). Grey small ﬁlled symbols are experimental data and large empty symbols
corresponds to the simulated data. Thick white lines are the average of the simulated data.
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the read voltage Vrd to drop across the memristive device. A
write phase is initiated when Read is low (Read is high) and
lasts for the duration deﬁned by the Pulse extender 2. The
write phase manifests as an LTP or an LTD event only if
either UP or DN signal is high. In that case, the signals LTD
and LTD or LTP and LTP turn on transistors couples S5–S6
or S3–S4 that allow the LTD or LTP voltage (VD or VP) to
drop across the memristive device, respectively. The block
Figure 2. (a) Conceptual block diagram of the neuron module: input spikes are integrated into the Imem variable (equation (2)), which
generates output spikes each time the θﬁre is exceeded; the resulting output ﬁring rate is integrated into the ICa variable (equation (3)); Imem
and ICa deﬁne the state of the neuron ( P D neutral, ,S{ }) and the UP and DN terminal voltages are adjusted depending on the neuron state Σ
according to the truth table. (b) Logic blocks and timing diagram of the neuron-memristor interface and arrangement of the switches (S1–S6)
driving the synaptic operation. The circuit comprising 6T and 1 memristor is the synaptic module. Conventional symbols are displayed for
AND and NOT ports. (c) Overall system architecture comprising asynchronous row and column controllers, synaptic pseudo-cross-bar
macro-structure and the ONs. Neuron and synapse modules are those reported in panel (a) and (b), respectively.
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diagram of ﬁgure 2(b) realises the truth table shown in
ﬁgure 2(a) and applies the correct voltage drop on the
memristive device in an asynchronous manner.
In summary, the update of the weight of a speciﬁc
synapse depends on the occurrence of IN spikes that stimulate
the neuron. Furthermore, the state of the ONs depends both
on its input and on its output ﬁring rate, realising, therefore, a
STR-DP learning rule [25]. In many works in the literature,
long-lasting overlapping pulses, possibly with complex pulse
shapes are used to implement STDP [12, 15, 18, 20, 57] and
SRDP [29, 30]. This makes the asynchronous control of large
synaptic arrays difﬁcult. In this work, the realisation of the
proposed STR-DP learning rule relies on asynchronous
adjustments of the voltage drop across the memristive devi-
ces. Silicon implementations of neuron units and control
blocks implementing such schemes have been demonstrated
in earlier works [6, 26, 27, 48].
Learning dynamics and performances
The circuitry building blocks described in the previous
section can be used to build the SNN shown in ﬁgure 3(a).
Neurons are grouped into four families. The INs convert the
intensity of the 28×28 pixels of a hand-written digit, drawn
from the MNIST data-set [47], into a ﬁring rate that stimulates
trainable synapses (empty dashed squares in ﬁgure 3(a)). The
10 ONs are responsible for the classiﬁcation of the digits (1
ON for each class to be recognised): the one that ﬁres most is
the winner and decides the response of the SNN (see section 3
in the supplementary material for an alternative voting pro-
cedure). The teacher neurons send spikes through ﬁxed
synapses to the ON that is designated to recognise a speciﬁc
digit. Finally, the inhibitory neurons (IhNs) are connected to
INs and to ONs through ﬁxed synapses. When stimulated by
the INs, the IhNs feed the ONs with a negative current,
reducing the overall signal at their input. In MNIST data-set,
there are pixels with extremely high and low intensities in the
same locations of the images belonging to different digit
classes (e.g. the corners of an image correspond to the low
intensity background for any digit class). These pixels cause a
high and a low ﬁring rate of the same INs even though they
are not representative of some digit features and cause a high
unbalance in the ﬁring rates of the ONs. The reduction of the
input signal into the ONs due to the inhibitory connection
serves to level out ONs ﬁring rate [58]. In the SNN, all the
synapses are randomly initialised (see section 1 in the sup-
plementary material for details) and the network parameters
are optimised according to the guidelines reported in sections
4 and 5 in the supplementary material.
The SNN architecture realises a semi-supervised learning
scheme that needs an initial labelling of the training set. We
simulate the network with different models for the trainable
synapses: nonlinear soft-bound weight update, as well as
linear synapses with hard weight boundaries (ﬁgure 3(b)). As
discussed above, synaptic units comprise 6T-1 memristor or a
6T-1 linear element, which will be referred to as memristive
synapse and linear synapse, respectively, in the following.
Linear synapses are simulated with resolutions of 10 levels
(δwpulse≈0.1), 100 levels (δwpulse≈0.01) and 1000 levels
(δwpulse≈0.001) with w 0, 1Î [ ], and compared against the
memristive device. Linear synapses with constant weight
update δwpulse are believed to be the elements of choice of
hardware deep neural networks [35, 51, 59] but no compact
non-volatile electronic device is able to easily reproduce the
linear conductance evolution. For instance, the realisation of a
linear conductance update by means of memristor technology
still appears to be challenging [9, 35, 52, 60]. As discussed
above, the memristive device is roughly estimated to cover a
number of levels of 150–200 ( 1 P D,a» { }) and, therefore, it
compares well to the linear synapse with 100 levels
(δwpulse≈0.01) in terms of resolution. By comparing results
obtained with memristive and linear synapses, we will thus be
able to disentangle the effects of the weight update and the
weight resolution on the network dynamics and perfor-
mances. The SNN is trained and tested with two distinct
MNIST sets to probe the SNN ability to generalise from the
digits learnt during training and classify new ones during
tests.
The digit recognition rate in our simulations as a function
of the training epochs is reported in ﬁgure 3(c). The hor-
izontal band represents the recognition rate (10%±1σ) of a
randomly initialised untrained synaptic matrix. Linear
synapses with δwpulse≈0.1 (squares) give a recognition rate
that is only slightly better than that of an untrained synaptic
matrix. A recognition rate of ≈52% is reached after a few
hundred training epochs by using linear synapses with
δwpulse≈0.01 (triangles). The SNN employing synapses
with δwpulse≈0.001 (rhombi) displays a slow increase of the
recognition rate up to ≈55% after the presentation of 2000
training images. Note that, in this case, the training does not
saturate with 2000 image samples. In summary, the increase
of the synaptic resolution of linear synapses improves the
SNN recognition rate and slows down the learning process,
which is an indication of the increase of the memory capacity
of the SNN and ensures a correspondingly slow memory
forgetting. The weight maps after 2000 training images are
reported in ﬁgure 3(d). For the δwpulse≈0.1 case, the map
shows not well resolved digits and further training is not
expected to bring any improvement, because the recognition
rate does not show any increasing trend in ﬁgure 3(c). The
digits are clearly distinguishable for the δwpulse≈0.01 case,
while they are still quite unclear for the δwpulse≈0.001 case
because the training has not saturated [20, 57].
The SNN employing memristive devices shows a pecu-
liar behaviour featuring a recognition rate of ≈30% in com-
bination with a slow learning dynamics. Speciﬁcally, in
comparison to the SNN with δwpulse≈0.01 synapses, the
memristor-based SNN exhibits a lower recognition rate and a
slower learning rate. Interestingly, the digit patterns in the
weight maps at the end of the training are well deﬁned even
though the weight values of the synapses storing the infor-
mation of the digit features do not extend over the entire [0, 1]
range, as shown in the colour-bar on the right side of
ﬁgure 3(d). On the contrary, the weights of the linear
synapses cover the full [0, 1] range, as discussed in more
detail in section 6 of the supplementary material. In summary,
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it appears that the learning rate is slowed down when using
memristive synapses because of their slow update dynamics
and their soft-bound behaviour. On the other hand, the per-
manence the synaptic weights in the middle of the [0, 1] range
limits the sharpness of the learnt digit features and, conse-
quently, the SNN recognition rate is low.
According to literature [20, 57], increasing the number of
ONs for each class and the corresponding number of synapses
in an all-to-all connection scheme is a simple way to improve
the network performance without complicating its structure.
Simulations carried out with 10 neurons for each digit class
(100 in total) results in a signiﬁcant increase in performance.
Figure 4 shows the recognition rate evolution for the SNNs
employing linear synapses with δwpulse≈0.01, with
δwpulse≈0.001 (a) and memristive devices with and without
variability (b). In this case, the training stage and the recog-
nition rate is evaluated up to 20 000 image presentations to
assess the stability of learning. The maximum value of the
recognition rate is achieved with linear synapses with 1000
levels. Interestingly, the recognition rate of the SNN
employing memristive synapses is slightly larger than that
obtained with linear synapses with 100 levels, i.e. the results
is inverted with respect to the case of the simulations up to
2000 training images and only one ON per class (10 in total).
It is worth noticing that during long training sessions in which
new images are continuously presented and the network
learns their signiﬁcant features, the effect of saturation of the
storage capacity starts to play a role and the effect of memory
Figure 3. (a) Functional architecture of the simulated SNN, including 28×28 input, 10 teacher, 392 inhibitory and 10 output LIF neurons;
adjustable synaptic matrix (empty dashed squares) and ﬁxed synapses with random weights (ﬁlled squares). (b) Sketch of the simulated
synapses: with hard bounds and linear update and with soft bounds (memristive device). (c) Evolution of the simulated recognition rate as a
function of the training epochs for the investigated synaptic models: squares refer to linear synapses with dwpulse≈0.1, triangles refer to
linear synapses with dwpulse≈0.01, rhombi to linear synapses with dwpulse≈0.001, circles refer to memristive synapses and the continuous
band corresponds to the recognition rate of an SNN with randomly initialised and untrained synaptic matrix (i.e. 10%±1σ). Lines
correspond to exponential ﬁtting of the simulated results. (d) Final weight maps for all the simulated synaptic models.
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loss affects the recognition rate. In the SNN with 100 evenly
spaced synaptic levels (δwpulse≈0.01), the recognition rate
decreases as a function of the training epochs and, after about
5000 epochs, is subjected to large variability as compared to
the other recognition rate trends reported in ﬁgures 4(a) and
(b). Both these ﬁndings can be interpreted as consequences of
the saturation of the SNN storage capacity. On the one hand,
the continuous replacement of memories, occurring after
storage capacity saturation, makes the recognition rate very
sensitive to how much a testing image is similar to the
training images shown recently or a long time ago. On the
other side, memory replacement produces a progressive
degradation of the stored digit patterns leading to recognition
rate decrease. Conversely, memristive synapses with com-
parable resolution result in a higher and more stable recog-
nition rate (ﬁgure 4(b)), which can be ascribed to an increased
memory capacity, in agreement with theoretical predic-
tions [1].
It is worth noticing that the training is sampled every 500
epochs, which does not allow for capturing the initial
increasing trend of the for a network with 10 ONs per class,
except for the case of linear synapses with δwpulse≈0.001.
Furthermore, we cannot expect a precise correspondence of
the initial training dynamics of the SNN with 1 and 10 ONs
per class, respectively in ﬁgures 3(c) and 4. The overall
performances are in line with the literature results dealing
with unsupervised or semi-supervised learning and employing
networks with the same number of adjustable synaptic ele-
ments based on memristive devices [20, 28, 57].
The recognition rate as a function of the training epochs,
as shown in ﬁgure 4(b), settles on the same value of ≈60%
for both the cases of memristive devices without (squares)
and with the additive variability contribution (circles) as
described with reference to ﬁgure 1. This result demonstrates
the robustness of the network against synaptic variability, in
agreement with literature reports [15, 17, 53, 57, 59–61]. The
evolution of the synaptic matrix is captured after 500 and
20 000 training epochs in ﬁgures 4(c) and (d), for memristive
synapses both without and with variability, respectively. The
maps after 500 epochs are equivalent, while after 20 000
epochs, memristive device variability produces a noisy
synaptic map, that produces the same recognition rate as the
map corresponding to memristive device without variability.
Moreover, while after 500 epochs the digits start to appear
over a noisy background, after 20 000 epochs the ten digits
appear well deﬁned over a uniform background lying around
a value of 0.5. The concentration of the background weight
values around the median value of the entire range distin-
guishes the operation of the present network from those
presented in the literature, whose background is pushed to
zero [18, 20, 28, 57]. The source of this difference will
become clear in the following.
Discussion
In the present paper, we have described the effect of the
synaptic update dynamics on the SNN learning performances.
More speciﬁcally, we have found that the soft-bound synaptic
weight update featured by the memristive device guarantees
slow learning (and consequently slow forgetting), which
results in improved recognition performance with respect to
linear synaptic update with comparable weight resolution.
Figure 4. Recognition rate as a function of the training epochs for the SNN employing 10 ONs per class for linear synaptic models (a) and
memristive device including and not including variability (b). Lines correspond to smoothed data and serve as a guide for the eyes.
Memristive synaptic maps after 500 image presentations and at the end of the learning after 20 000 image presentations both neglecting
(c) and including (d) variability.
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The investigated SNN utilises a semi-supervised learning
mechanism with stop-learning conditions that endow the
network with online life-long learning features. One novel
aspect of this work is represented by the simulation of neural
and learning circuits that have already been fabricated in
silicon but never tested on high level simulations in combi-
nation with memristive devices. Indeed, most of the recent
studies deals with proof-of-principle investigations of theor-
etical networks without clearly addressing the issue of feasi-
bility in VLSI silicon technology [14, 15, 17, 20, 28, 57]. The
present SNN is based on an event-driven STR-DP rule as
discussed with reference to ﬁgure 2. The STR-DP rule is a
generalisation of the class of plasticity rules based only on
timing and ensures an improved sensitivity to spatio-temporal
ﬁring correlations [32–34].
Memristive devices exhibit gradual conductance evol-
ution in both LTP and LTD operations when stimulated by
sequences of identical spikes as reported in ﬁgure 1. Mem-
ristor conductance dynamics displays unavoidable soft
approach to extreme conductance levels, which contributes to
a weight-dependent weight update and to a multiplicative
network dynamics. Indeed, in case of weight-independent
(additive) plasticity, as in the case of linear synapses, an
initial synapse reinforcement provokes the post neuron to ﬁre
more and more, which usually causes further synaptic
potentiation up to the boundary weight value. Such mech-
anism establishes a positive feedback which gives rise to a
strong synapse specialisation and ﬁnally results in a bi-modal
distribution of the synaptic weights [20, 61–63], as conﬁrmed
also by our simulations reported in section 6 of the supple-
mentary material. Contrarily, weight-dependent (multi-
plicative) plasticity, according to which, e.g., strong synapses
are weakly potentiated, leads to stable dynamics which
causes the concentration of the weight values in the middle
of the available range according to a uni-modal distribution
[20, 61–63]. This kind of weight distribution is also in
agreement with biological observations [63]. In order to
exploit the strong tendency to specialisation, linear con-
ductance update is usually desired and obtained by artiﬁcially
keeping the memristor operation within its linear regime [13],
which goes at the expenses of the width of the available
conductance window (Gmax/Gmin) [51, 52]. Conversely,
weight-dependent plasticity is characterised by a reduced
tendency to specialisation that can be switched on either by
lateral inhibition of the ONs or by activity-dependent plasti-
city [63]. The ﬁrst route has already been run by some proof-
of-principle SNNs where spike timing is given by overlapping
pulses and in which Winner-Takes-All and, possibly,
homeostatic mechanisms are included [15–17, 20, 57]. On the
contrary, the present approach exploits activity-dependent
plasticity of the ONs through the STR-DP rule to develop a
specialisation in the synaptic matrix [63], as detailed in the
following.
The dynamics of synaptic specialisation of the memris-
tive SNN constituted by 10 ONs per class is analysed with
reference to ﬁgure 5. The synapses are divided into three
categories: one includes the synapses associated mainly to the
background; one, the synapses associated mainly to the
pattern and the third, the synapses not undoubtedly associated
to either of the previous categories (namely, mixed category).
To group the synapses, we consider the normalised average
intensity of each pixel over the entire MNIST data-set (the
result is shown in ﬁgure 5(a)). Then, we arbitrarily deﬁne two
thresholds at 0.10 and at 0.25. The synapses connected to the
pixel (i.e. INs) whose intensity is above (below) the higher
(lower) threshold belong to the pattern (background) cate-
gory, whereas the remaining synapses are classiﬁed as
belonging to the mixed category. INs associated to high (low)
intensity pixels stimulate the afferent synapses with a high
(low) ﬁring rate. Therefore, for brevity, pattern and back-
ground synapses are also named high and low ﬁring rate
(HFR and LFR) synapses, respectively, as reported in
ﬁgures 5(a) and (b). The different stimulation rates of HFR
and LFR synapses result in different weight dynamics, as
shown in ﬁgures 5(c) and (d). Indeed, HFR synapses almost
reach their asymptotic values after 5000 epochs, as visible in
ﬁgure 5(c). In comparison, LFR synapses undergo a slower
dynamics that needs almost the entire training process to
reach the asymptotic values (ﬁgure 5(d)). Also the asymptotic
conﬁguration of HFR and LFR synapses values is quite dif-
ferent (ﬁgure 5(e)): the ﬁnal LFR synaptic weights display a
purely uni-modal distribution with 0.5 average value, whereas
the HFR synaptic weight distribution extends to lower and
higher values and roughly develops two modes.
The weights of the LFR synapses develop a uni-modal
distribution as a consequence of the weight-dependent plasticity
of the memristive device and of the scarce correlation between
the low-rate ﬁring of the INs and the ONs. Conversely, HFR (i.e.
pattern) synapses are subjected to stronger specialisation
because the sensitivity of the STR-DP to the spatio-temporal
correlation leads to the development of a bi-modal distribution,
useful for the recognition task.
As noticed above, the character of plasticity, being it
multiplicative or additive, drives opposite weight dynamics
during the network training phase. Indeed, the results of the
simulation employing memristive synapses are compared to
those that involve linear synapses. In particular, memristive
synapses can be thought to accommodate a resolution of
roughly one hundred levels. From ﬁgure 3(c), which refers to
simulations with only 1 ON per class, it is evident that the
memristive matrix guarantees a lower recognition rate than
the one obtained using linear synapses with almost compar-
able resolution (δwpulse≈0.01, 100 levels). Conversely,
memristive synapses require a longer learning time than linear
synapses with comparable resolution. Indeed, recognition rate
and learning time are inﬂuenced by both synaptic resolution
and weight dynamics, though in a slightly different way.
Obviously, increasing the number of levels reduces the
learning speed and improves the recognition rate, in principle.
The transition from constant to weight-dependent con-
ductance change per pulse, i.e. from additive to multiplicative
plasticity, has the positive consequence of slowing the
learning down, but it might have a negative impact on the
recognition rate. As shown in ﬁgure 3(c), linear synapses with
100 levels result in a recognition rate higher than memristive
synapses on a relatively short training stage of 2000 epochs,
9
Nanotechnology 30 (2019) 015102 S Brivio et al
because they naturally develop a bi-modal weight distribution
after training [64], which produces a high signal to noise ratio
of ONs ﬁring rate in response to learned (or unlearned) pat-
terns. In comparison, the ﬁnal weight distribution of mem-
ristive synapses displaying a uni-modal character results in a
lower signal to noise ratio. However, in the long run, slow
learning of soft-bound synapses is more robust than fast
learning with linear synapses. Indeed, the memristor-based
SNN ensures improved performance with respect to one
based on linear synapses with roughly the same resolution of
100 levels after a 20 000 epochs training, as shown in ﬁgure 4
for the SNN with 10 ON per class. This result conﬁrms the
enhanced memory capacity of soft-bound synapses with
respect to linear hard bound ones with comparable number of
levels [1]. The increase of synaptic resolution, even in case of
linear synapses, further improves the network performance, as
attested by the results shown in ﬁgure 4(a), where 1000-level
(δpulse≈ 0.001) linear synapses are used. However, state of
the art solutions for memristive devices still appear far from
those high resolution values. For instance, [51, 52, 65] report
material engineering routes and conductance evolution
throughout only tens to few hundreds of pulses. In particular,
Park et al [65] demonstrate 64 conductance levels measured
upon 30-cycle endurance tests. Stathopoulos et al [66] exploit
the extreme low noise operation of their bi-layer device to
programme through a write-and-verify scheme almost 100
states with stable resistance values up to 8 h at room temp-
erature. Therefore, synaptic resolutions running through
thousands of levels are still long from being realised with only
one memristive synaptic element. However, the conductance-
dependent memristor dynamics helps in increasing the net-
work performance to values that are not achievable with
linear synapses at similar resolutions.
In this paper, we propose a 6T-1 memristor elemental
synapse architecture that drives the correct voltage drop on
the memristive element for programming and reading opera-
tions. The adjustment of the voltage occurs in response to
spikes as short as few μs [26] and in agreement with a
learning rule that is sensitive to real-time events, i.e. to events
occurring with an average period in the ms range (a rate of
tens-to-hundreds of Hz) [25]. In the literature, in order to
implement a learning rule in SNNs, the spikes controlling the
memristive devices are extended above the ms range so that
their temporal overlap ensures the sensitivity to real-time
events [11, 12, 15, 18, 20, 57]. However, in this latter case,
the occurrence of many nearly-simultaneous input events can
raise the voltage of some lines of a synaptic array thus wor-
sening the possible sneak path issue, even in presence of
selector devices. In this work, the use of a relatively large 6T-
1 memristor elemental synapse-block and of short spikes
ensures an improved control of a large synaptic array. The
sensitivity to correlation over time-scales in the ms range is
obtained through the integration of the spike rates into the
neuron state variables through capacitors. The sub-threshold
operative regime of the CMOS circuits implementing the
described neuron functionality limits the charging and dis-
charging currents within the range of the femto- to nano-
Ampéres, which allows the use of relatively small capacitors
compatible with a VLSI approach [67]. Therefore, the pro-
posed SNNs is devised to allow a relatively easy imple-
mentation in the current available technology.
In summary, from this work, it becomes clear that the
joint optimisation of the memristor nonlinear conductance
dynamics and the network parameters is crucial to reach the
best possible trade-off between slow learning and high signal
to noise ratio and to maximise the recognition rate. In part-
icular, memristive devices should be developed in order to
reduce the value of the parameters αP,D, while maintaining
the parameters γP,D to low values [1]. The network para-
meters, conversely, should be adjusted to increase the com-
petition among the output neurons that promote the
specialisation of the network and the opening of a bi-modal
distribution of the synapses in the HFR region.
Conclusions
We simulate an SNN based on memristive synapses, mixed-
signal analogue-digital neurons implementing a STR-DP rule,
arranged in an asynchronous SNN with feasible
Figure 5. (a) Pixel-by-pixel average of the MNIST digits. (b) Identiﬁcation of the pixel contributing to low (LFR), high (HFR) and mixed
ﬁring rates of the INs. (c) Evolution of the histogram of the synaptic weights in the HFR region. (d) Evolution of the histogram of the
synaptic weights in the LFR region. (e) Histograms of the synaptic weights at the end of the training for the HFR and LFR regions.
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implementation in silicon technology. We compare the
training dynamics of an SNN comprising soft-bound non-
linear memristive synapses with one employing ideal linear
synapses. We demonstrate that the former SNN performs
better than the one employing linear synapses with compar-
able resolution as a consequence of a slower learning
dynamics and an improved memory capacity. The work, thus,
provides a pathway for a holistic optimisation of future
hardware neural SNNs based on memristive devices.
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